UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Port 1450 Alexandria Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/673,081	09/26/2003	Juju Joyce	015114-066300US	7487	
	26059 7590 05/04/2007 TOWNSEND AND TOWNSEND AND CREW LLP/ 015114			EXAMINER	
TWO EMBARCADERO CENTER			THAI, TUAN V		
8TH FLOOR SAN FRANCISCO, CA 94111-3834			ART UNIT	PAPER NUMBER	
			2186		
			MAIL DATE	DELIVERY MODE	
			05/04/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
	10/673,081	JOYCE ET AL.	
Office Action Summary	Examiner	Art Unit	
	Tuan V. Thai	2186	
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 136(a). In no event, however, may a reply be ti- will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDON	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).	
Status			
<ol> <li>Responsive to communication(s) filed on 30 J.</li> <li>This action is FINAL.</li> <li>Since this application is in condition for alloward closed in accordance with the practice under Exercise.</li> </ol>	s action is non-final. ince except for formal matters, pr		
Disposition of Claims			
4) Claim(s) 1-22 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1.3-12 and 14-22 is/are rejected. 7) Claim(s) 2 and 13 is/are objected to. 8) Claim(s) are subject to restriction and/or Application Papers  9) The specification is objected to by the Examine	wn from consideration. or election requirement.		
10) The drawing(s) filed on 26 September 2003 is/ Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	are: a) $\square$ accepted or b) $\square$ object drawing(s) be held in abeyance. Settion is required if the drawing(s) is ob-	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119	•		
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	ion No ed in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 6	ate	
2) Description Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ate	

Application/Control Number: 10/673,081 -Page 2-

Art Unit: 2186

#### Part III DETAILED ACTION

## Response to Amendment

- 1. This office action is in response to Applicant's communication filed January 30, 2007. This amendment has been entered and carefully considered. Claims 1-22 remain pending in the application.
- 2. Applicant's arguments with respect to the rejected claims have been fully considered but they are not deemed to be persuasive.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C.  $\S$  102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1, 3-4, 7-8, 12, 14-15 and 19 are rejected under 35 U.S.C. § 102(b) as being anticipated by Mahoney et al. (USPN: 5,694,056); hereinafter Mahoney.

As per claims 1 and 12; Mahoney discloses the invention as claimed including a system and method for transferring data in parallel from an external memory device to an integrated circuit

Art Unit: 2186

(e.g. see abstract; column 1, lines 65 et seq.), the method comprises transferring a start address from the integrated circuit to the external memory device, providing a clock signal generated by the integrated circuit to the external memory device, sequentially generating read addresses in response to the clock signal beginning with the start address using an address counter in the external memory device is equivalently taught as configuration data are transferred into an integrated circuit (IC) using a serial data stream and transfer mechanism wherein the configuration data is transferred into the IC in sequential frames of specified size for a given IC. bit of the configuration data contains a frame full indicator. The configuration data is transferred into a shift register circuit and the last bit position(s) of the shift register circuit, in addition to being stored in the shift register circuit, are shifted along a special frame full pipeline to a control unit (e.g. see column 2, lines 7-17); reading data stored in the external memory device at the read addresses; and transferring data in parallel from the external memory device to the integrated circuit is taught as a parallel write command is asserted that causes the data of the shift register circuit to be parallel transferred to a receiving column of memory (e.g. see column 2, lines 17-19).

Application/Control Number: 10/673,081 -Page 4-

Art Unit: 2186

As per claims 3-4 and 14-15; Mahoney discloses that the external memory operate in a sequential read mode when the clock signal toggles or when the sequential read command is received (e.g. see figures 2 and 3; column 7, lines 5 et seq.);

As per claims 7 and 18; Mahoney discloses the integrated circuit is a field programmable gate array and the data is configuration data (e.g. see column 1, lines 8-10; column 2, lines 9 et seq.);

As per claims 8 and 19; Mahoney discloses the integrated circuit is a programmable integrated circuit that is part of a digital system that includes a processor (control unit 180) (e.g. see column 1, lines 12 et seq.; figure 1);

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5-6, 9-11, 16-17 and 20-22 are rejected under 35

Art Unit: 2186

U.S.C. 103(a) as being unpatentable over Mahoney et al. (USPN: 5,694,056); hereinafter Mahoney.

As per claims 5-6 and 16-17; Mahoney discloses the invention as claimed, detailed above with respect to claims 1 and 12. Mahoney only illustrates one IC chip in his invention, Manhoney does not particularly teach multiple IC chips are employed and being daisy-chained or cascaded to receive the transferred data wherein one of the IC is a master device. However; it would have been obvious to one having ordinary skill in the art at the time the current invention was made to implement the system of Mahoney in multiple ICs environment wherein IC are being cascaded for receiving transferred data, since cascading of integrated circuit is commonly known in the memory storage art for improving data storage; in addition, by implementing the system of Mahoney in a daisy-chaining environment, it would reduce total address lines requires for accessing information in the individual memory IC/module, free up the system address-lines for other operations which results to increasing overall system throughput and performance, therefore being advantageous.

As per claims 9-10 and 20-21; the difference between Mahoney and the claims is the claims recites the data is transferred in parallel to the integrated circuit along 8 or 16 parallel signal lines. However, the specific size of the lines using for transferring data to the integrated circuit does not have a

Application/Control Number: 10/673,081 -Page 6-

Art Unit: 2186

disclosed purpose nor are disclosed to overcome any deficiencies in the prior art. Accordingly, it would have been obvious matter to one skilled in the art to utilize 8 or 16 signal lines as in the system of Mahoney in order to transfer data in parallel or bulk to increase data transfer rate or system throughput.

As per claims 11 and 22, Mahoney discloses configuration data being transferred from the external memory to the IC circuit. Mahoney does not particularly show the type of external memory. Noting that, the specific type of memory for storing configuration data to transfer to the Integrated circuit also does not have a disclosed purpose nor are disclosed to overcome any deficiencies in the prior art. Accordingly, it would have been obvious to one having ordinary skill in the art at the time the current invention was made to implement the external memory as FLASH memory type as being claimed for storing the configuration data, since FLASH or non-volatile memory is known for its versatile in that it eliminates the need for special battery backup circuits to preserve data store therein, therefore being advantageous.

### Allowable subject matter

7. Claims 2 and 13 are objected to as being dependent upon a rejected based claim, but would be allowable if rewritten in

Application/Control Number: 10/673,081 -Page 7-

Art Unit: 2186

independent form including all of the limitations of the base claim and any intervening claims.

8. As per remark, Applicant's counsel asserts that there is no disclosure in the Abstract, column 1, lines 65 et seq., column 2, lines 7-19 of Mahoney of transferring a start read address from the integrated circuit "via data lines" to the external memory device.

First of all, as cited by Examiner in the office action (9/12/2006); Mahoney discloses the transferring of configuration information from and into a programmable integrated circuit (column 1, lines 65 et seq.; column 4, lines 23 et seq.). Secondly, Mahoney further teaches that the first bit of each frame of configuration information contains a logic "1" to indicate start of the frame which is equivalent to the start read address as being claimed; this "1" is used by the last latch to indicate a frame full signal which is communicated over line 45 (data line as being claimed) (e.g. see column 1, lines 42-45; see also column 3, lines 6 et seq.); in addition, Mahoney further indicates that the frame full indicator is utilized by the control unit for parallel transferring data or contents of the shift register to one of the memory column by asserting the WE signal (e.g. column 4, lines 63 et seq.).

Application/Control Number: 10/673,081

-Page 8-

Art Unit: 2186

- 9. Applicant's arguments filed January 03, 2006 have been fully considered but they are not deemed to be persuasive.
- 10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 C.F.R. § 1.136(a).

  A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 C.F.R. § 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.
- 11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan V. Thai whose telephone number is (571)-272-4187. The examiner can normally be reached on from 6:30 A.M. to 4:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew M. Kim can be reached on (571)-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status

Application/Control Number: 10/673,081

-Page 9-

Art Unit: 2186

information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TVT/April 14, 2007

Tuan V. TI

PRIMARY EXAMINER

Group 2100